•  Back 
  •  TOS in Flash 
  •  Index 
  •  Tree View 
  •  Cross references 
  •  Help 
  •  Show info about hypertext 
  •  View a new file 
Topic       : Documentation of the CT60
Author      : Didier MEQUIGNON
Version     : Version 1.03c (July 13, 2005)
Subject     : Documentation
Nodes       : 135
Index Size  : 3674
HCP-Version : 3
Compiled on : Atari
@charset    : atarist
@lang       : 
@default    : 
@help       : 
@options    : -i +z
@width      : 75
View Ref-File4.3  68060 EC                                                     CT60

In spite of the PMMU (Memory Management Unit) removed, the
performances are equal, this is the differences from the TOS :

   ∙ The memory zone of the FLACON's motherboard is declared with a
     cache in writethrough (0 to $FFFFFF, bus on 24 bits), therefore
     the ST-RAM.

   ∙ The memory zone at $80000000 to $FFFFFFFF is without cache,
     therefore the input/output, excepted the cartrige port (in
     $00FAxxxx - $00FBxxxx) !

   ∙ The memory zone at $01000000 to $7FFFFFFF is declared with a
     cache in copyback, therefore the SDRAM (see also the part
     'Cache').

   ∙ The 'PMMU' cookie not exist.

   ∙ The are no emulation of unimplementated FPU instructions.

   ∙ There are no 'Selection TOS in RAM'.