•  Back 
  •  %SSII 
  •  Index 
  •  Tree View 
  •  Cross references 
  •  Help page 
  •  Show info about hypertext 
  •  View a new file 
Topic       : MC56001 Documentation
Author      : JAY Software
Version     : 1.0 (19/11/1997)
Subject     : Programming/Assembler
Nodes       : 152
Index Size  : 4106
HCP-Version : 4
Compiled on : Atari
@charset    : atarist
@lang       : 
@default    : 
@help       : 
@options    : -i +y +z -t4
@width      : 100
View Ref-FileSSI Receive Interrupt Enable (RIE) CRB Bit 15:

   When RIE is set, the DSP wil be interrupted when RDF in the SSI status
register is set. When RIE is cleared, this interrupt is disabled. However,
the RDF bit still indicates the receive data register full condition.
Reading the receive data register will clear RDF, thus clearing the pending
interrupt. Hardware reset and software reset clear RIE.

There are two receive data interrupts that have separate interrupt vectors:

   1. Receive data with exceptions -- This interrupt is generated on the
following condition:
    RIE=1, RDF=1, and ROE=1

   2. Receive data without exceptions -- This interrupt is generated on the
folowing condition:
    RIE=1, RDF=1, and ROE=0