•  Back 
  •  Instruction Set 
  •  Index 
  •  Tree View 
  •  Cross references 
  •  Help page 
  •  Show info about hypertext 
  •  View a new file 
Topic       : MC56001 Documentation
Author      : JAY Software
Version     : 1.0 (19/11/1997)
Subject     : Programming/Assembler
Nodes       : 152
Index Size  : 4106
HCP-Version : 4
Compiled on : Atari
@charset    : atarist
@lang       : 
@default    : 
@help       : 
@options    : -i +y +z -t4
@width      : 100
View Ref-FileLUA                     Load Update Address

Operation:
    ea -> D

Assembler Syntax:
    LUA ea,D

Description:
    Load the updated address into the destination address register D.
The source address register and the update mode used to compute the
updated address are specified by the effective address (ea). Note that
the source address register specified in the effective address is not
updated. All update addressing modes may be used.

NOTE: This instruction is considered to be a move-type instruction.
Due to pipelining, the new contents of the destination address register
(Rn or Nn) will not be available for use during the following
instruction (i.e., there is a single instruction cycle pipeline delay).

Example
    LUA (R0)+N0,R1      ;update R1 using (R0)+N0

    Before Execution:
        R0 = $0003
        N0 = $0005
        R1 = $0004

    After Execution:
        R0 = $0003
        N0 = $0005
        R1 = $0008

Explanation of Example:
    Prior to execution, the 16-bit address register R0 contains the
value $0003, the 16-bit address register N0 contains the value $0005,
and the 16-bit address register R1 contains the value $0004. The
execution of the LUA (R0)+N0,R1 instruction adds the contents of the R0
register to the contents of the N0 register and stores the resulting
updated address in R1. The contents of both the R0 and N0 address
registers are not affected.

Condition Codes:
    The condition codes are not affected by this instruction.

Instruction Format:
    LUA ea,D

    ea = (Rn)-Nn
         (Rn)+Nn
         (Rn)-
         (Rn)+

    D  = (Rn,Nn)

Timing:     4 oscillator clock cycles

Memory:     1 program word